



001_Block Diagram
002_System Setting
003_CPU_DMI,PEG,eDP,DDI
004_CPU_DDR4
005_CPU_GND
006_CPU_CFG,RSVD
007_
008_CPU_PWR(1)
009_CPU_PWR(2)
010_CPU_POWER_CAP
011_TBT_Alpha-Ridge
012_TBT_TPS65982&Type C
013_TBT_PWR
014_DIM_DDR4 SO-DIMM A(0)
015_DIM_DDR4 SO-DIMM B(0)
016_DIM_DDR4 SO-DIMM A(1)
017_DIM_DDR4 SO-DIMM B(1)
018_DIM_CA/DQ Voltage
020_PCH_HDA,SNB,SEQ,RTC,JTAG
021_PCH_PCIE,SATA,USB2,MISC
022_PCH_CLK,LPC,USB3
023_PCH_LVDS,eDP,DP
024_PCH_SPL,CNV
025_PCH_GPIO
026_PCH_POWER,GND(1)
027_PCH_POWER,GND(2)
028_PCH_SPI ROM,OTH
029_TEST_POINT
030_KBC_JT225
031_KBC_KB & TP
032_RST_Reset Circuit
033_LAN_RTL8111H-CG
034_LAN_RJ45_CON
035_Micro8N_KEY_JTE8291
036_AUD_ALC295
037_AUD_EXT-Jack
039_AUD_INT SPK
040_NGFF_SSD_PCIE_CON
041_NGFF_SSD_PCIE_CON_3
042_CR_GL3215
043_
044_BUG_LPC
045_eDP_CON & Tobii IS4_CON
046_
047_Display Port
048_HDMI
049_
050_FAN_Thermal Sensor & Fan
051_HDD
052_USB3.0 Port
053_NGFF_WLAN & BT & XBOX
055_USB3.0 Port
056_LED & Switch
057_DSO_Discharge
058_Power Protect
059_EMI
060_DC & BAT IN
063_>>>Power Button_IO_BD
064_>>>LED_IO_BD
065_ME_V2B conn. & NUT
066_
067_
068_
069_
070_GPU_PCIE I/F
071_GPU_POWER
072_GPU_FRAME BUFFER
073_VRAM-CHANNEL A
074_VRAM-CHANNEL B
075_VRAM-CHANNEL C
076_VRAM-CHANNEL D
077_VRAM_CAP

080_PW_COFFEE LAKE (1)
081_PW_COFFEE LAKE (2)
082_PW_VCCIO
083_PW_V1.05VSUS
084_PW_V1.0VSUS
086_PW_V1.2V/VTT/V2.5V
087_PW_V3VADSW+VSUS
088_PW_LOAD SWITCH
089_PW_CHARGER
090_PW_PROTECTION
091_PW_NVVDD (1)
092_PW_NVVDD (2)
093_PW_NVVDD5
094_PW_FBDVDDQ
096_PW_V12VS_FAN
097_PW_PEX_VDD
099_PW_IPC


100_Power On Timing-AC mode
101_Power On Timing-DC mode

GA502IU AMD+NVIDIA Block Diagram







On board 只接一組
(Follow FP6 MPDG P53 & GA502)



Follow FP6 CRB no connect and pull-H@20181005B



FP6 CRB預留不上



EVENT# 對接pull-H +1.2V (FP6 CRB)


RESET# only 對接 (FP6 CRB)




FP6 CRB預留不上

RX Side


TX Side





		Project Name	Rev
		GX502GX	R1.2
Title : CYPRESS CCG4			
Size	Dept.: ASUSTeK COMPUTER INC Engineer: EE		
B			
Date: Tuesday April 28, 2020	Sheet	12	of 104

Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		R1.0
Date:	Tuesday, April 28, 2020	Sheet	13 of 104

I2C/RST/GPIO/AZ



@20181013B




Delete R0701, I2C1_SCL I2C1_SDA @20191014D





DP_HP event# Pull-H +3VSUS--> +3VS @2019126A


Add @20190927A
Delete I2C1_SDA, I2C1_SCL, I2C1_PD_IRQ# @20191014D



AGPIO5 T0703 --> EXT_SMI# @20190910A



DGPU_PWROK change to AGPIO84 Delete T0701 @20190909D




DDR4 Memory Down pool			
	Samsung (1024*8)	Samsung (2048*8)	Micron (1024*8)
DIMM_SEL0	L	H	L
DIMM_SEL1	L	H	H
			L

Change @2020102A


www.teknisi-indonesia.com

Delete R0701, R0705 @20190829C


Delete @20190927A



Add @20190828B **DDR4_SPD_CLK/DATA**



For SMBUB1



Add @20190829C



Delete R0732 @20190902A

DP_HP event# : AGPIO5 --> AGPIO91 Add T0703 @20190909A




DGPU_PWR_EN# (AGPIO84) --> T0701 DGPU_PWROK (AGPIO85) --> T0702 @20190903A



<Variant Name>

ASUS Project Name		Rev
FX505DY		R1.0
Title :		
Size	Dept: NB-SZ-RD3	Engineer:
Date: Tuesday April 26, 2020	Sheet	7 of 104



CLK_REQ
B-IO33-S (S0_3.3)_FP6 (FDS)
@20190624A

CLKREQ6_GPU# -> CLKREQ0_GPU#

CLKREQ0_SSD1# -> CLKREQ4_SSD1#
CLKREQ3_SSD2# -> CLKREQ5_SSD2#

CLKREQ1_WLAN# -> CLKREQ6_WLAN#

GPU
LAN
SSD1
SSD2
WLAN

PCIE CLK P/N
後端記得預留 0 ohm

GPP_CLK
O-IOVP-D_VDDP (S0_0.75)_FP6 (FDS)

X48M_X1/X2
I-IOVP55-S_VDDP (S5_0.75)_FP6 (FDS)


RTCCLK
O-IO1855-S (S5_1.8)_FP6 (FDS)

X32K_X1/X2
I-RTC-S_VDDBT_RTC_G (G3_3)_FP6 (FDS)


C0804, C0801 3.9PF -> 5.6PF
@20190910C

XT0801 07009-00090700 -> 07009-00095500
@20190828A

design guide pull high



WLAN_SUS_CLK Update



Delete AGPIO21_HDMI_HDP_EN_dGPU#
Delete R0823
@20190716C

Delete port LPC_PD, Add T0803
@20190910B

EGPIO104-107_S0_1.8/3.3_FP6 (FDS)

LPC

EGPIO74/75_S0_1.8/3.3_FP6 (FDS)

AGPIO88_S5_1.8/3.3

EGPIO109_S5_1.8/3.3

APGIO32_S5_1.8/3.3_FP6 (FDS)

R0815 -> mount
R0823 -> unmount
@20190910D

Add R0823 to +1.8VS (AMD comment)
R0815 -> unmount
@20190827A

SPI

Add R0816
@20190801B

Delete port: ESI_ALERT_L
@20190910B

UART0/1_S0_3.3_FP6 (FDS)




DGPU_PWROK (EGPIO142) -> UART0_RTS
DGPU_PWR_EN# (EGPIO140) -> UART0_CTS
@20190909D

Add T0801 & T0802 for UART debug
@20190909C

<<Variant Name>>

Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Tuesday, April 28, 2020	Sheet	15 of 104

CPU_GND




Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Tuesday, April 28, 2020	Sheet	17 of 104

Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Tuesday, April 28, 2020	Sheet	11 of 104

Title <Title>		
Size A	Document Number <Doc>	Rev <RevCode>
Date:	Tuesday, April 28, 2020	Sheet 22 of 104

CPU_Power



Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Tuesday, April 28, 2020	Sheet	24 of 104





Table 4-24. DDR4 SODIMM Power Plane Decoupling


Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)	Note
DDR4 2 Channels SODIMM 1DPC	VDDQ	4 near each side of the DIMM connector close to VDD pins	16x 10 μ F (0603)	
		4 near each side of the DIMM connector close to VDD pins	16x 1 μ F (0402)	
		1 placeholder	1x 330 μ F (7343)	
	VTT	Placed on VTT plane close to DIMM, 1 cap stuffed, 1 placeholder	2x 10 μ F (0603)	
		Placed on VTT plane close to DIMM	4x 1 μ F (0402)	
	VPP	DIMM Pin side, 1 per DIMM	2x 10 μ F (0603)	
		DIMM Pin side, 1 per DIMM	2x 1 μ F (0402)	
	VDDSPD	Place close to DIMM	2x 0.1 μ F (0402)	
		Place close to DIMM	2x 2.2 μ F (0402)	

DDR4 - 2666MHz (8G)
 1st : Hynix - 03A08-00051400
 2nd : Samsung - 03A08-00051300
 DDR4 - 2666MHz (16G)
 1st : Hynix - 03A08-00061400
 2nd : Samsung - 03A08-00061500




Follow FP6 CRB CAP number
 @20190701A

Figure 4-24. CFL-H DDR4 x8 Memory Down V_{REF-CA} Overview




Memory Down Vref

Figure 4-22. CFL-H DDR4 SO-DIMM V_{REF-CA} Overview



SO-DIMM1 Vref



Change to 0.1uF
20181009N

10uF*4
1uF*16







Table 4-25. DDR4 Memory Down Power Plane Decoupling

Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)	Note
DDR4 Memory Down x8- 8 Devices per Channel	VDDQ/VDD (shorted)	4 as near each x8 DRAM device as possible	64x 1 μ F (0402) (min of 48 stuffed)	
		Distributed around the DRAM devices	20x 10 μ F (0603) (min of 12 stuffed)	
	VPP	2 as near each x8 DRAM device as possible	32x 1 μ F (0402)	
		Distributed around the DRAM devices	10x 10 μ F (0603)	
	VTT	Distributed along termination resistors	32x 1 μ F (0402)	
		Distributed evenly across domain	8x 10 μ F (0603)	



teknisi-indonesia

<Core Design>



Q06B --> Q2308B @20191119D

M_B_SMB_DAT change to SMB3_DAT
M_B_SMB_CLK change to SMB3_CLK
@20190620A



RN2804, Q2805 --> mount
@20191016A

NKEY_預留0 OHM對接

EC_PU +3VA

APU I2C3_PU +3VSUS

DDR4 SO-DIMM_對接

EC (SMB3)

Type-C PD

Slave charger

EC (SMB1)

Isolation

+3VS

EC (SMB3)
M_B_SMB_DAT

Isolation

+3VSUS
SMB3_CLK_AMP

GPU sensor


VRAM sensor

CPU sensor

HDMI_預留

Audio AMP

SPI ROM change to P.28
@20190731C



Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Tuesday, April 28, 2020	Sheet	20 of 104

Delete J2101
@20190708A

USB_DP1 change to USB0_DP @20190606A

USB3.0 TX/RX
I/O-IOVPS5-D_VDDP (S5_0.75)_FP6 (FDS)

U3_U3TXDP1 change to USB0_TXP @20190606A

USB3.1 Gen1 Type-A Port0

USB Port0

U3_U3TXDP1 change to USB1_TXP @20190606A

USB3.1 Gen1 Type-A Port1

USB Port1

USBC1_A2_TXP change to USBC4_TX1P @20190606A

USB3.1 Gen2 Type-C Port4

USB Port4

U3_U3TXDP4 change to USB5_TXP @20190606B

USB3.1 Gen1 Type-A Port5

USB Port5

PCIE_LAN_WAKE#
@20190703C

USB3_0_OC#0 --> WL_DISABLE (AGPIO16)
USB3_1_OC#1 --> BT_DISABLE (AGPIO17)
PU H@P.53
@20190715D

AMD Design check


AGPIO13.If unqued, enable internal pull down by software.

Delete R2108 R2106
@20190715D

Rename
@20190702B


USB Port 0,1,4,5
USB-A USB3.2 Gen1(5Gbps): 304.8mm (12000mil)
USB-C USB3.2 Gen1(5Gbps): 177.8mm (7000mil)
USB-A & USB-C USB3.2 Gen2(10Gbps): 152.4mm (6000mil)

Add @20190829A




<Variant Name>

Title <Title>		
Size A	Document Number <Doc>	Rev <RevCode>
Date:	Tuesday, April 28, 2020	Sheet 29 of 104




KB connector change to P.31
@20190731C

Keyboard Backlight CON.




Add@20200413




+3VSUS_TPCON --> +3V_TPCON
@20200413


TP Conn.




Add @20181219B (EMI request)




Add@20200413



Main Board




EMI Reserve
如要上件請確認容值 (選擇Pico等級)



I2C0_SCL_TCH_PAD --> I2C3_SCL_TCH_PAD
I2C0_SDA_TCH_PAD --> I2C3_SDA_TCH_PAD
@20190927A

D3110 ESD Diode
1st Source: P/N:07024-00200200 AMAZING/AZC099-04SPR7G
2nd Source: P/N:07024-00710000 NXP/PUSB2X4D




<Variant Name>

Modern standby project should use Silego solution for EC/RTC reset (Microsoft hardware requirements)

6.6.2 Power button behavior

<https://docs.microsoft.com/en-us/windows-hardware/design/minimum/minimum-hardware-requirements-overview#section-60---shared-minimum-hardware-requirements-for-components>
 UX382FA R1.3 board will verify this circuit 7/E




www.teknisi-indonesia.com



<Variant Name>

Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Tuesday, April 28, 2020	Sheet	23 of 104


Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Tuesday, April 28, 2020	Sheet	25 of 104



Main Board




Place near chassis GND



LAN Connector

Add C3405,C3404 @20200423A




D3401,D3402 ESD Diode

1st Source: P/N:07024-00200200 AMAZING/AZC099-04SP.R7G

2nd Source: P/N:07024-00710000 NXP/PUSB2X4D

Change DSW to SUS
@20181009



<Variant Name>

Title

<Title>

Size

B

Document Number

GA401

Rev

<RevCode>

Date:


Tuesday, April 28, 2020

Sheet


27

of

104



C3938 C3947 C3944 C3946 change to 11G233222412150 @20190705B




Modify @20181017A




Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Tuesday, April 28, 2020	Sheet	26 of 104

<Variant Name>

		Title : XDD_HDD & ODD CON	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GX502GX		Rev 1.0
Date: Tuesday, April 28, 2020		Sheet 42 of 104	


LPC Debug Port

2017/11/10




2017/11/10

Flash BIOS



Delete J4401, R4401-R4420, C4401-4404
@20190909C



Follow GX502_1002_2330

2st NGFF PCIE x2

CPU PCIE

lane 3

Delete Lane11,10
@20190716C

PCie x4 SSD_1 --> Lane 8-11
PCie x2 SSD_2 --> Lane 0-1
@20190902A

lane 2

lane 1

lane 0

For AMD checklist @20181018H


Delete R4005 & R4017
@20190614B

Follow FX505DY & 公板
@20181015J


J4001_NGFF M-KEY PCIe4x Connector H=5.0mm
1st Source: P/N:12003-00162500 ARGOSY/NASMO-S6701-TS50

Add @20181219B (EMI request)

Remove MUX @20181102C




改不上件
@20181015H




NGFF1 Device Sleep

Delete NGFF2_DEVSLP @20181107A



13020-01371400 --> 13020-01379900
@20190909B





Project Name

GX502GX

Rev

1.0

Title : **ANT**

Size

C

Dept.: **ASUSTeK COMPUTER**

Engineer: **EE**


Date: **Tuesday, April 28, 2020**

Sheet **49** of **104**


Thermal Sensor : SN170027

ALERT/SDA/SCL: Open-drain output; pullup resistor 5Kohm


Pin function Supply voltage.: 1.62 V to 3.6 V




power rail : 3.3V
SMBUS1 to EC



Near CPU
SMBUS addr=10010000 (90)




Near VRAM
SMBUS addr=10010001 (91)



Near GPU
SMBUS addr=10010010 (92)


CPU&GPU FAN

Note : connector and power are by project design



1st: 12017-00330300
2nd: 12G171010049

Change to 12017-00380100
@20190611B




1st: 12017-00330300
2nd: 12G171010049


Change to 12017-00380100
@20190611B

ADD0: Address select. Connect to GND, SDA, SCL, or V+

DEVICE TWO-WIRE ADDRESS	ADD0 PIN CONNECTION	Output
1001000	90	Ground
1001001	91	V+
1001010	92	SDA
1001011	93	SCL














Delete TP5001 @20190619A




Core Design

HDMI Switch



U3808, U3807 06016-02010000 -> 06016-00030100
@20190718D



USB3.1 Gen1 Port 0 support charge circuit


U3808, U3807 06016-02010000 -> 06016-00030100
@20190718D

USB3.1 Gen1 Port 0

12013-00054300

USB3_1_OC#0 -> USB3_1_OC#0
+5V_USB3_1 -> +5V_USB3_0
+5V_USB3_1_CON -> +5V_USB3_0_CON
@20190713A

USB Port0
Left connector




USB Port1
Right down connector

USB3.1 Gen1 Port5

12013-00054300


USB3_2_OC#1 -> USB3_1_OC#1
+5V_USB3_0_2_OUT -> +5V_USB3_1
+5V_USB3_2_CON -> +5V_USB3_1_CON
+5V_USB3_0_CON -> +5V_USB3_5_CON
@20190713A

USB Port5
Right connector



USB3.1 Gen1 Port0

U3_USTXDP1 change to USB0_TXP @20190606A




USB3.0 EMI-Protection

C3855 C3856 C3859 C3860 C3863 C3864
0.1uF -> 0.22uF
@20190711B


redriver suggest

USB3.1 Gen1 Port1



redriver suggest

USB3.1 Gen1 Port5



redriver suggest

USB3.0 ESD-Protection

ESD PROTECTION
Ref Source: PIN-0704-0100000 ESD PROTECTION ADDRESS-010

USB3.1 Gen1 Port5

Redriver Control (step pin)

	USB3_C1	USB3_C2	USB3_C1	USB3_C2	USB3_C1	USB3_C2
PULL UP	DN	DN	DN	DN	DN	DN
OPEN	DN	DN	DN	DN	DN	DN
PULL DOWN	DN	DN	DN	DN	DN	DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN

DN: DN


DN: DN

DN: DN


DN: DN

DN: DN

Rename
@20190725A




Rename
@20190725A



USB Port1
Right down connector



Rename
@20190725A

Rename
@20190725A



USB Port5
Right connector

Rename
@20190725A



Note : 1. This part & symbol only apply for standard PCB stack-up listed in datasheet appendix I
Please check your project must matching the thickness, QF and DK value of PCB every layer
2. C3816C3812 must be replaced with 18pF 0201 capacitors and the tolerance of capacitance value is 5%
3. Pin0 & Pin1 & Pin2 must be connected to system ground
4. Pin13 to Pin16 are floated in regular scheme



temp_M08_000010署名欄序是：TOP/GND/IN1/GND1/IN2/VCC/GND2/IN3/GND3/BOTTOM

Note : 1. This part & symbol only apply for standard PCB stack-up listed in datasheet appendix I
Please check your project must matching the thickness, QF and DK value of PCB every layer
2. C3816C3812 must be replaced with 18pF 0201 capacitors and the tolerance of capacitance value is 5%
3. Pin0 & Pin1 & Pin2 must be connected to system ground
4. Pin13 to Pin16 are floated in regular scheme

temp_M08_000010署名欄序是：TOP/GND/IN1/GND1/IN2/VCC/GND2/IN3/GND3/BOTTOM

Note : 1. This part & symbol only apply for standard PCB stack-up listed in datasheet appendix I
Please check your project must matching the thickness, QF and DK value of PCB every layer
2. C3816C3812 must be replaced with 18pF 0201 capacitors and the tolerance of capacitance value is 5%
3. Pin0 & Pin1 & Pin2 must be connected to system ground
4. Pin13 to Pin16 are floated in regular scheme

temp_M08_000010署名欄序是：TOP/GND/IN1/GND1/IN2/VCC/GND2/IN3/GND3/BOTTOM



USB3.0
ESD-Protection

NOTE 8. PIN ASSIGNMENT (FRONT VIEW)







Pin No.	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
	GND	TX1+	TX1-	V _{BUS}	CC1	D+	D-	SBU1	V _{BUS}	RX2+	RX2-	GND
Pin No.	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1
	GND	TX1+	TX1-	V _{BUS}	SBU2	D+	D-	CC2	V _{BUS}	TX2+	TX2-	GND

NOTE 9. LASER WELD POINTS MAY BE DISCOLORED.

Add RC @20190628B

Delete 65987_USB2_N_BC12, 65987_USB2_P_BC12
R4729 & R4724
@20190704A

USB3 change to USB4 @20190628B

Add C4716 C4717 C4722 C4723
@20190719BChange L4709, L4708 from 120 ohm to 220 ohm to
meet reference schematic and increase power trace
@20191105AC4718 C4719 0.1uF --> 0.22uF
C4720 C4721 0.1uF --> 0.33uF
@20190715AR4756 --> C4711
R4757 --> C4712
R4758 --> C4727
R4759 --> C4728
@20191205ADelete C4711 C4712 C4727 C4728
Add R4732
@20190903AHPD_IFPC change to HPD_IFPE
@20190621G


By Brocact

TXP2 TXP3 NP删除 @20190628B

If using I2C mode only, R4703, R4705, R4706 should be removed

HPD_IFPC change to HPD_IFPE
@20190628B

rename @20190620B



rename @20190620B










Change R4723, R4702 Pin1 net name from PD_I2C_SCL_MUX &
PD_I2C_SDA_MUX to SC_I2C3_SCL & SC_I2C3_DAT
@20190710CRemove R4709, R4719 for I2C pull high twice
@20190719CR4721 mount
@20190716ABy Brocact
15pin I2C mode only
R4704, R4705, R4706, R4707, R4708, R4709, R4710, R4711,
R4712, R4713, R4714, R4715, R4716 should be removedChange to I2C mode
@20190909B

Table 2. GPIO Configuration Control

CTL1 PIN	CTL0 PIN	FLIP PIN	TUSB1046-DCI CONFIGURATION	VESA DisplayPort ALT MODE DPP_D CONFIGURATION
L	L	L	Power Down	—
L	L	H	Power Down	—
L	H	L	One Port USB 3.1 - No Flip	—
L	H	H	One Port USB 3.1 - With Flip	—
H	L	L	4 Lane DP - No Flip	C and E
H	L	H	4 Lane DP - With Flip	C and E
H	H	L	One Port USB 3.1 + 2 Lane DP- No Flip	D and F
H	H	H	One Port USB 3.1 + 2 Lane DP- With Flip	D and F

		Title : BT_Bluetooth	
ASUSTeK COMPUTER		Engineer: EE	
Size	Project Name		Rev
C	GX502GX		1.0
Date: Tuesday, April 28, 2020		Sheet 61 of 104	



13020-01371400 -> 13020-01379900 @20190909B



Title : **NGFF SSD(MAXIM)**


ASUSTeK COMPUTER





Engineer: **Wendell_Lo**

Size	Project Name
D	GL752VW



Rev
1.0

Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Tuesday, April 28, 2020	Sheet	54 of 104

		Title :	
ASUSTeK COMPUTER		Engineer:	EE
Size	Project Name		Rev
A	GX502GX		1.0
Date: Tuesday, April 28, 2020		Sheet 55 of 104	



MB_PWR BUTTON CON_10PIN & 4PIN co-lay




Delete R5609 CS604 R5612 CS605
@20190725A

Change to momut @ 20181128A





FP No	GA502 FP Pwrbtn	GA502 小板	GA502 小板 pin No
10	LED+	LED+	4
9	LED-	LED-	3
8	PWRBTN	PWRBTN	2
7	GND	GND	1
6	USB_D-	-	-
5	USB_D+	-	-
4	GND	-	-
3	SSO	-	-
2	ATC	-	-
1	RESETn	-	-

©Core Design




Delete@ 20181015K

+0.9VS --> +0.75VS@ 20190713A

Change DSW to SUS
@20181009SUSC_EC# turn off discharge before +12V ON
+12V turn on discharge after SUSC_EC# OFF

R1.1-13

Add R5714,R5707,R5709,R5710,R5711,R5712
@20191206A



<Core Design>

ASUS		Title : DSG_Discharge	
ASUSTek COMPUTER		Engineer: EE	
Size Custom	Project Name GX502GX	Rev 1.0	
Date: Tuesday, April 28, 2020	Sheet 57 of 104		

POWER GOOD DETECTER

0.95/1.8/3/5vsus


DEEP S3



Delete P_APU_VDDSOC_PGA_10 @20190626A


Remove AMD GPU PWRGD @20181009K


www.teknisi-indonesia.com





Power Good

0.9 change to 0.75 @20190618B





		Title : OTH_for test only	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GX502GX		Rev 1.0
Date: Tuesday, April 28, 2020		Sheet 68 of 104	


EMI1 SPRING (4.7H) 13060-00570000*1

EMI2 SPRING (2.6H) *3
13NB0150M01011EMI2 SPRING (4H) *3
13NK00B1M01011U6906 U6910 change to 13040-00440000(SMT Gasket H=2.5mm)
@20190213ADelete U6912 U6913
@20190626A

Modify @20181122A(EMI req.)

U6907 U6909 change to 13040-00920000(SMT Gasket H=3mm)
@20190213A

EMI request @20181026A



+3VA

Z5901

AZ5325-01F

GND

Z5902

AZ5325-01F

GND


Z5903

AZ5325-01F

GND

P_SMB0_CLK
P_SMB0_DAT[28.30,60,89,90]
[28.30,60,89,90]將U6904, U6908(改裸銅), U6905(改裸銅) 移除
@20181122C

2017/04/05 EMI



AC_BAT_SYS

C5929

0.1UF/25V

GND

C5930

0.1UF/25V

GND

C5904

0.1UF/25V

GND

C5905

0.1UF/25V

GND

C5907

0.1UF/25V

GND

C5908

0.1UF/25V

GND

C5909

0.1UF/25V

GND

G_PWR_SRC_NVDD

C5901

0.1UF/25V

GND

4/2 for EMI

G_PWR_SRC_NVDD

C5902

2.2UF/25V

GND


C5903

2.2UF/25V

GND

TOP side

2016/07/27 EMI



AC_BAT_SYS

C5913

0.1UF/25V

GND

C5914

0.1UF/25V

GND

C5915

0.1UF/25V

GND

C5916

0.1UF/25V

GND

C5917

0.1UF/25V

GND

C5918

0.1UF/25V

GND

C5920

0.1UF/25V

GND

C5921

0.1UF/25V

GND

C5923

0.1UF/25V

GND

C5924

0.1UF/25V

GND

C5925

0.1UF/25V

GND


GX501VI 1.1H

[58.86] 1.2V_PWRGD

C5919


100PF/50V

GND



2016/11/09 EMI

Delete@ 20181015K




<Core Design> 2017.05.02 EMI Reserve

ASUS		Title : OTH_EMI	
ASUSTek COMPUTER		Engineer: EE	
Size	Project Name	GX502GX	
B		Rev	
Date: Tuesday, April 28, 2020		Sheet	59 of 104
		1.0	


DC-IN Connector

DC Jack使用請詢用River_Hsu

New 6 Phi 4 Pin DC_Jack



Battery Connector



Note:Battery Connector 正確性與BAT1_IN_OC#是否預留！



Title : I/O board Audio/USB


ASUSTeK COMPUTER

Engineer: Wendell_Lo

Size	Project Name	Rev
C	GL752VW	1.0


OS LED (PWRBTN)

CON5501 change to J5501
@20190712B






+5VSUS_PB --> +3VSUS_PB
R5510 750 OHM --> 330 OHM
@20190708A

Change @20181026B





POWER button




<Core Design>







ASUS		Title : IO Con. to MB	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GX502GX		Rev 1.0
Date: Tuesday, April 28, 2020	Sheet 66 of 104		

		Title : ME_Screw Hole & Nut	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GX502GX		Rev 1.0
Date: Tuesday, April 28, 2020		Sheet 67 of 104	

		Title : I/O_Main board Conn.	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GX502GX		Rev 1.0
Date: Tuesday, April 28, 2020		Sheet 69 of 104	



VRAM unomunt. Please Add VG BO
@20191128A









Title			
<Title>			
Size	Document Number		Rev
A3	<Doc>		<RevCode>
Date:	Tuesday, April 28, 2020	Sheet	82 of 104

ILMT for PCP Table	
ILMT State	OCP
0	4A
Floating	6A
1	8A

3VSUS_ON --> 1.8VSUS_ON
@20200416A

PT840* 請放置 PU8401旁;並請放置Trace 上!








+VTT I_{max}= 0.5A

Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Tuesday, April 28, 2020	Sheet	95 of 104



PRB901	ADP<120W	ADP<230W	ADP>230W	ADP>330W		
	YES	5m	5m	2m		
	YES	1010-0008100	1010-0008000	1010-0008000		


PRB903	ADP<120W	ADP<150W	ADP<180W	ADP<230W	ADP<260W	ADP<330W
	200m	255m	X	X	X	550m
	1014-1018000	1014-1022100	X	X	X	1014-1021100

If you support Store OnG, please select Green Box and check off-page fet name with EE




PT8904請放置於DC JACK 旁邊

PT8904請放置於DC JACK 旁邊

Adaptor select
total power = 90% ADP




Adaptor select			
	4.75V Max	5.0V Max	5.5V Max
PRB901	10m	5m	
PRB903			
1.0V			
0.4V	30W	120W	
0.8V	40W	150W	
1.2V	45W	180W	
1.6V	65W	230W	
2.0V	75W	300W	
2.4V	90W	330W	
2.8V	120W	400W	




FBVDDQ
GPU aid


Channel A





Channel B



Channel C




Channel 1

Delete VRAM Channel 0 CAP
©20191621A


Remove @201906118

VRAM Thermal Sensor










C73288
C73284
C73223
C73247
C73629
C73129
C73682
C73188
C73681
C73189
C73725
C73182
C73203
C73200
C73544
C7361
C73216
C73284
C73257
C73218
C73225
C73226
C73653
C73850
unmotif
0201180711

< HW Strap Function setting >
 PWM2 : APL Hys = 14.1A
 PWM3 : VAPL1 = 17.0A (1 Phase)
 PWM4 : VAPL2 = 34.1A (2 Phase)
 PWM5 : VAPL3 = 34.1A (Full Phase)




teknisi-indonesia





		Project Name		Rev	
GX502GX				R1.3	
Title : GPU CLOCKSTRAP.PSP					
Rev		Dept. :		Engineer :	
Control		ASUS/PC COMPUTER INC.		NB1 RD2 EE1	
Date : Tuesday, April 23, 2008		Sheet		28 of 104	




BOM Option for SEI:
N18E-G1 G5 = P98409 (stuff) = Flx 1.2V
N18E-G0 Max Q = P98499 (stuff) = Flx 1.25V
N18P-G62-B = P98499 (stuff) = Flx 1.25V

DVS Setting			
MDM_VDD_CTL	M	L	
Voltage	1.35V	1.25V	
P98404		15000nA	
P98409		21.5000nA	
P98423		75000nA	

DVS Setting			
MDM_VDD_CTL	M	L	
Voltage	1.35V	1.2V	
P98404		15000nA	
P98409		21.5000nA	
P98423		53.6000nA	

DVS Setting			
MDM_VDD_CTL	M	L	
Voltage	1.35V	1.2V	
P98404		15000nA	
P98409		16.8000nA	
P98423		145000nA	

Fixed Vout			
Q	P98403/P98423/P98405 P98402/P98414		
Voltage	1.25V	1.2V	
P98404		15000nA	
P98409		16.8000nA	
P98423		16.8000nA	





ILMT State	OCP
0	4A
Floating	6A
1	8A

T970* 請放置 PU9701旁;並請放置Trace 上!

1. P.01-30 reference FA50500, P.11-104 reference GX502_(WV39_20180927C)
2. Ref. connection_WV79_20180928a)
20181004
P.03
P.07
P.30 Copy FX5050Y P.30
P.32 Modify Reset circuit
P.34 Modify LAN connector
P.35 Modify N-KEY I78291E to I78299E
P.36 静音
P.37 Modify Headphone_Mic, ESS
P.39 Remove Mute control
P.40 Modify circuit
P.41 Modify circuit 4 喇叭, 0 ohm免keep
P.43 Add Mic and HDR circuit
P.48 Keep SL4802
P.49 Modify circuit
P.50


9. Card Reader: AD6435--02630002400 (Page42)

10. USB Charger IC: (Page52) Sillego SLG55584AVTR -- 06016-00040000
MAXIM MAX14566AESTA+ -- 060016196011

11. USB3.0 Repeater IC: (Page67)
Parade : P88710B -- 06053-00200000
Maxim : MAX14972CTG+ -- 06053-00030000

		Title : ASUS MAXIM ZEN	
Engineer :		EE	
Rev	Revision	GX5020X	Rev
01	Rev. 01	01	01

C:CPU (+RTCBAT)+3VA_RTC
P:PCH (AC_BAT_SYS)+3VA/+5VA
S:PLT (+3VA_RTC) RTCRST# (PCH)
Power (Power) AC_IN_OC# (EC)
Signal (EC) PS_ON (+3VA_EC)
(PS_ON)+3VA_EC (EC)
(3VADSW_ON)+3VA_DSW (3VA_DSW_PWRGD)
(EC) DPWROK_EC (PCH)
(+3VA_DSW) PM_BATLOW# (PCH)
(PCH) PM_SLP_SUS# (EC)
(VSUS_ON)+1.0VSUS_VCCPRIM (1.0VSUS_PWRGD)
(EC) PM_RSMRST#_PCH (PCH)
(PCH) SUSWARN# (EC)
(EC) ME_AC_PRESENT_PCH (PCH)
(EC) PCH_SUSACK# (PCH)
(PWR_Switch) PWR_SW# (EC)
(EC) PM_PWRBTN# (PCH)
(EC) SUSC_EC# (Power)
(SUSC_EC#)+12V/+5V/+3V
(EC) SUSB_EC# (Power)
(SUSB_EC#)+12VS/+5VS/+3VS
(VSUS_ON)+1.0V_VCCST, VCCPLL (VCCST_PWRGD)
(+VCCIO)+VCCSTG
(1.2V_ON)+2.5V (2.5V_PWRGD)
(1.2V_ON)+VDDQ_CPU (1.2V_PWRGD)
(+12VS)+VCCPLL_OC
(SUSB_EC#)+VCCIO (VCCIO_PWRGD)
(ALL_SYSTEM_PWRGD)+VCCSA (IMVP8_PWRGD)
(DDR_VTT_CTRL)+0.6V
(CPU) DDR_VTT_CTRL (Power)
(Power) 1.2V_PWRGD (AND)
(Power) IMVP8_PWRGD
(AND) ALL_SYSTEM_PWRGD (CPU/PCH/EC/Power)
(ALL_SYSTEM_PWRGD) VCCST_PWRGD_CPU (CPU)
(EC) PM_PWROK_PCH (PCH)
(PCH) CLK_PCH_BCLK (CPU)
(PCH) H_CPU_PWRGD (CPU)
(ALL_SYSTEM_PWRGD) P_IMVP8_EN_10 (Power)
(CPU) P_SVID_DATA_X2 (Power)
(EC) PM_SYSPWROK_PCH (PCH)
(PCH) PLT_RST# (CPU/EC/Device)
(P_IMVP8_DRVON)+VCCCORE (IMVP8_PWRGD)
(CPU) H_THERMTRIP# (PCH)
(PCH) DDR4_DRAMRST# (Memory)
+VCCGT




CFL H Power Sequence (DC mode)

C:CPU
P:PCH
S:PLT
Power
Signal




(+RTCBAT)+3VA_RTC
(AC_BAT_SYS)+3VA/+5VA
(+3VA_RTC)RTCRST#(PCH)
(Power)AC_IN_OC#(EC)
(EC)PS_ON(+3VA_EC)
(PS_ON)+3VA_EC(EC)
(3VADSW_ON)+3VA_DSW(3VA_DSW_PWRGD)
(EC)DPWROK_EC(PCH)
(+3VA_DSW)PM_BATLOW#(PCH)
(PCH)PM_SLP_SUS#(EC)
(VSUS_ON)+1.0VSUS_VCCPRIM(1.0VSUS_PWRGD)
(EC)PM_RSMRST#_PCH(PCH)
(PCH)SUSWARN#(EC)
(EC)ME_AC_PRESENT_PCH(PCH)
(EC)PCH_SUSACK#(PCH)
(PWR_Switch)PWR_SW#(EC)
(EC)PM_PWRBTN#(PCH)
(EC)SUSC_EC#(Power)
(SUSC_EC#)+12V/+5V/+3V
(EC)SUSB_EC#(Power)
(SUSB_EC#)+12VS/+5VS/+3VS
(SUSB_EC#)+1.0V_VCCST,VCCPLL
(SUSB_EC#)+VCCIO,(+12VS)+VCCSTG
(1.2V_ON)+2.5V(2.5V_PWRGD)
(1.2V_ON)+VDDQ_CPU(1.2V_PWRGD)
(+12VS)+VCCPLL_OC
(SUSB_EC#)+VCCIO(VCCIO_PWRGD)
(ALL_SYSTEM_PWRGD)+VCCSA(IMVP8_PWRGD)
(DDR_VTT_CTRL)+0.6V
(CPU)DDR_VTT_CTRL(Power)
(Power)1.2V_PWRGD(AND)
(Power)IMVP8_PWRGD
(AND)ALL_SYSTEM_PWRGD(CPU/PCH/EC/Power)
(ALL_SYSTEM_PWRGD)VCCST_PWRGD_CPU(CPU)
(EC)PM_PWROK_PCH(PCH)
(PCH)CLK_PCH_BCLK(CPU)
(PCH)H_CPUPWRGD(CPU)

(CPU)P_SVID_DATA_X2(Power)
(EC)PM_SYSPWROK_PCH(PCH)
(PCH)PLT_RST#(CPU/EC/Device)
(P_IMVP8_DRVON)+VCCCORE(IMVP8_PWRGD)
(CPU)H_THERMTRIP#(PCH)
(PCH)DDR4_DRAMRST#(Memory)


+VCCGT

CFL H Power Sequence
(AC mode)

Charger ISL9238 (NVDC)




請和e確認e端是否有相對應線路, pull high





Channel-01
BS_IN
*Full range = 19V
Bus Gain = 6.4514m

Channel-02
BS_IN
*Full range = 19V
Bus Gain = 6.4514m

ON REF_IN
*0.85V (實際0.8459V)



BS REF
*6.0331V, 5.4514V (此值需小於19V, BIAS電壓)



拾3VA LDO線路的
預留線路
(PR9818以上件時,
PR9820需不上件)

NVDA規定線路阻抗為0.86 ~ 8.6ohm

UPI / ON Co-Layout線路

N18E

150W+		115W ~ 130W		100W ~ 110W		75W ~ 90W		75W-	
UPI9026PQKI (UPI)		NCP45491 (ON)		UPI9026PQKI (UPI)		NCP45491 (ON)		UPI9026PQKI (UPI)	
PR9801	100k(100212100014010)			PR9801	100k(100212100014010)			PR9801	100k(100212100014010)
PR9817	357k (100212127014010)	475k (100212169014010)		PR9817	357k (100212127014010)	475k (100212169014010)		PR9817	357k (100212127014010)
PR9822	100k(100212100014010)			PR9822	100k(100212100014010)			PR9822	100k(100212100014010)
PR9814	357k (100212127014010)	475k (100212169014010)		PR9814	357k (100212127014010)	475k (100212169014010)		PR9814	357k (100212127014010)
PR9805	75k(100212750214010)			PR9805	75k(100212750214010)			PR9805	75k(100212750214010)
PR9806	487k (100212487014010)	649k (100212649014010)		PR9806	487k (100212487014010)	649k (100212649014010)		PR9806	487k (100212487014010)
PR9807	75k(100212750214010)			PR9807	75k(100212750214010)			PR9807	75k(100212750214010)
PR9808	487k (100212487014010)	649k (100212649014010)		PR9808	487k (100212487014010)	649k (100212649014010)		PR9808	487k (100212487014010)
PR9811	34k (100212324314010)	243k (100212243314010)		PR9811	34k (100212324314010)	243k (100212243314010)		PR9811	34k (100212324314010)
PR9812	10k(100212100214010)			PR9812	10k(100212100214010)			PR9812	10k(100212100214010)
PR9834	90.9k(100212909214010)			PR9834	90.9k(100212909214010)			PR9834	90.9k(100212909214010)

N18E-G1_65
N18E-G0_Max Q
N18P-G62-B


PR9817 357k
(100212357014010)
PR9814 34k
(100212348014030)

N18P


75W-		150w+		115W ~ 130W		75W ~ 90W	
UPI9026PQKI (UPI)		NCP45491 (ON)		UPI9026PQKI (UPI)		NCP45491 (ON)	
PR9801	100k(100212100014010)			PR9801	100k(100212100014010)		
PR9817	357k (100212357014010)	475k (100212475014010)		PR9817	357k (100212357014010)	475k (100212475014010)	
PR9822	100k(100212100014010)			PR9822	100k(100212100014010)		
PR9814	357k (100212357014010)	475k (100212475014010)		PR9814	357k (100212357014010)	475k (100212475014010)	
PR9805	75k(100212750214010)			PR9805	75k(100212750214010)		
PR9806	487k (100212487014010)	649k (100212649014010)		PR9806	487k (100212487014010)	649k (100212649014010)	
PR9807	75k(100212750214010)			PR9807	75k(100212750214010)		
PR9808	487k (100212487014010)	649k (100212649014010)		PR9808	487k (100212487014010)	649k (100212649014010)	
PR9811	34k (100212324314010)	243k (100212243314010)		PR9811	34k (100212324314010)	243k (100212243314010)	
PR9812	10k(100212100214010)			PR9812	10k(100212100214010)		
PR9834	90.9k(100212909214010)			PR9834	90.9k(100212909214010)		

Copyright Notice

+12VS_FAN [For FAN]



<Variant Name>

		Project Name GA502IV		Rev R1.0
Title : PW_+12VS_FAN				
Size A4	Dept.: NB Power team		Engineer: CS Lin	
Date: Tuesday, April 28, 2020			Sheet 96	of 104